JPH0486943U - - Google Patents
Info
- Publication number
- JPH0486943U JPH0486943U JP12872990U JP12872990U JPH0486943U JP H0486943 U JPH0486943 U JP H0486943U JP 12872990 U JP12872990 U JP 12872990U JP 12872990 U JP12872990 U JP 12872990U JP H0486943 U JPH0486943 U JP H0486943U
- Authority
- JP
- Japan
- Prior art keywords
- output
- memory
- computer
- registered
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 5
Landscapes
- Debugging And Monitoring (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12872990U JPH0486943U (en]) | 1990-11-30 | 1990-11-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12872990U JPH0486943U (en]) | 1990-11-30 | 1990-11-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0486943U true JPH0486943U (en]) | 1992-07-28 |
Family
ID=31876174
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12872990U Pending JPH0486943U (en]) | 1990-11-30 | 1990-11-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0486943U (en]) |
-
1990
- 1990-11-30 JP JP12872990U patent/JPH0486943U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2000076133A5 (en]) | ||
| JPH0290251A (ja) | メモリ書き込みプロテクト回路 | |
| US4344130A (en) | Apparatus to execute DMA transfer between computing devices using a block move instruction | |
| JPH01124031A (ja) | マイクロ・コンピュータ | |
| JPH0486943U (en]) | ||
| JPH0486941U (en]) | ||
| JPH0482730U (en]) | ||
| JPH0482731U (en]) | ||
| JPH0486942U (en]) | ||
| JPS6074059A (ja) | 記憶装置アクセス制御方式 | |
| JP2552287B2 (ja) | システムバス方式 | |
| JPH0270249U (en]) | ||
| JPH02257249A (ja) | 情報処理システム | |
| JPH0644209B2 (ja) | バス変換装置 | |
| JPH04297938A (ja) | メモリ保護回路 | |
| JPH0259495B2 (en]) | ||
| JPH03276346A (ja) | メモリカード | |
| JPH04128961A (ja) | マルチプロセッサ制御方式 | |
| JPH01121967A (ja) | Ｐｒｏｍ内蔵マイクロプロセッサ | |
| JPH0386451U (en]) | ||
| JPS5855536B2 (ja) | コモンメモリ制御回路 | |
| JPH05151369A (ja) | 集積回路 | |
| JPH0436649U (en]) | ||
| JPH026344U (en]) | ||
| JPH03232050A (ja) | マルチｃｐｕ回路 |